Use our 3rd-party designed and tested scripting tools to verify your designs starting today.
- Use DRC (design rule check) scripts in free KLayout editor or choose more advanced scripting designed for Cadence.
- Use LVS (layout versus schematic) to verify your designs have been properly translated to the mask set.
Advanced FPGA-containing design with several passives and through-mold-via chiplets shown in image.